Part Number Hot Search : 
AKD4118A IV0509S MBRS340 TLFGE23T SHD12 100TS60S TIP125A H4CRWJ
Product Description
Full Text Search
 

To Download DSTINIM400 Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 DS80C400 (DSTINIM400) Networked Microcontroller Evaluation Kit
www.maxim-ic.com
GENERAL DESCRIPTION
The DSTINIM400 is a fully assembled and tested circuit board that evaluates the DS80C400 network microcontroller. In addition to the DS80C400, the DSTINIM400 includes a real-time clock, 1MB flash, 1MB static RAM, and support for an external Ethernet PHY for connecting to a wide variety of networks. The circuit board is designed as a module to be plugged into a 144-pin SODIMM connector. For evaluation, the DSTINIM400 can be inserted into the DSTINIs400 socket board. The combination of the two boards allows full evaluation of the features of the DS80C400 using an Ethernet network. Detailed information about the initial setup process and use of the TINI platform is contained in Application Note 612: Getting Started with the TINIm400 (DS80C400) Verification Module.
FEATURES

Hosts the TINI Runtime Environment in Validated Hardware Design (in Conjunction with the DSTINIs400) Industry Standard MII Interface to Connects to Network Interfaces Including 10/100 Base-T, Optical, and HomePNA Three Hardware Serial Ports Integrated 1-Wire Network Master CAN2.0B Port Real-Time Clock for Time Stamping 1MB Flash ROM for Application Storage 1MB NV SRAM for Data Storage 3.3V Single-Supply Operation Fully Assembled and Tested Design
(R) (R)
ORDERING INFORMATION
PART DSTINIM400 TEMP RANGE 0C to +70C DIMENSIONS Approx. 67mm x 48mm, 144 SODIMM
Note: To evaluate the DS80C400, order both a DSTINIM400 and a DSTINIs400.
COMPONENT LIST
DESIGNATION C1-C5, C8-C14, C17, C18 C6, C7 C15 C16 C19, C20 BT1 QTY 14 2 1 1 2 1 DESCRIPTION 0.1mF, 20%, 10V ceramic capacitors (0805) 27pF, 20%, 50V C0G ceramic capacitors (0805) 1.0mF, 20%, 10V ceramic capacitor (1206) 4.7mF, 20%, 10V ceramic capacitor (1206) 47mF, 20%, tantalum capacitors (C) CR1632 3V lithium cell DESIGNATION DN1 DS1 Q1, Q3 Q2 R1, R4, R7, R8 R2 R3 R5 QTY 1 1 2 1 4 1 1 1 DESCRIPTION BAT54S diode (SOT23) SML-LX23SRC Lumex LED BSS84 P-Channel FET (SOT23) 2N7002 N-Channel FET (SOT23) 10kW, 5% resistors (0805) 1.5kW, 5% resistor (0805) 1kW, 5% resistor (0805) 2.2kW, 5% resistor (0805)
TINI and 1-Wire are registered trademarks of Dallas Semiconductor.
1 of 5
REV: 013004
DS80C400 (DSTINIM400) Networked Microcontroller EV KIT
COMPONENT LIST (continued)
DESIGNATION R6 U1 U2, U3 U4 U5, U6 QTY 1 1 2 1 2 DESCRIPTION 10W, 5% resistor (0805) DS80C400 networked microcontroller HM62W8512BLTT-7UL 512kB RAM AM29LV081B-70EC 1MB flash MAX6365PKA31 reset controllers DESIGNATION U7 U8 U9 Y1 Y2 QTY 1 1 1 1 1 DESCRIPTION MAX1792EUA18 voltage regulator DS1672U-33 real-time clock DS2502-E48 IEEE MAC address 14.7456MHz crystal 32kHz crystal
QUICK START
It is highly recommended that the developer use the DSTINIs400 sockets board in conjunction with the DSTINIM400. The DSTINIs400 was specifically designed to hold the DSTINIM400 and provide the physical 2 interconnects (Ethernet PHY), as well as the 1-Wire, I CTM, SPITM, CAN, and four serial port connectors. If the developer wishes to implement his or her own design using the DSTINIM400, a 144-pin SODIMM connector such as the Hirose SX6E-144S-0.8SH is required. The TINIm400 must be seated correctly into the DSTINIs400 to ensure a proper connection. Insert the TINIm400 into the connector at a 30-degree angle. Place index fingers behind the SODIMM connector and place thumbs on the top edge of the TINIm400, pressing firmly until it clicks into place or seats with only a millimeter of gold contact exposed. Press the TINIm400 down parallel to the TINIs400 until the side arms latch into the center of the semicircular cutouts on the TINIm400. Note that the flash used on the DSTINIM400 limits applications to a maximum of 2x clock multiplier mode with the included 14.7456MHz crystal. Use of the 4x clock multiplier mode results in unstable operations.
FOR MORE INFORMATION
TINI platform details can be found at www.maxim-ic.com/TINI. The TINI Specification and Developer's Guide (Addison-Welsey, 2001) is an invaluable resource when developing with the TINI platform. Download a free copy from our website at www.maxim-ic.com/TINIguide.
DS80C400 INFORMATION
For more information about the DS80C400 network microcontroller, please consult the DS80C400 data sheet available on our website at www.maxim-ic.com/microcontrollers.
ADDITIONAL RESOURCES
For detailed information about the initial setup and use of the TINI platform, refer to Application Note 612: Getting Started with the TINIm400 (DS80C400) Verification Module at www.maxim-ic.com/appnoteindex. DS80C400 Networked Microcontroller Data Sheet: www.maxim-ic.com/DS80C400 Microcontroller Website: www.maxim-ic.com/microcontrollers
I2C is a trademark of Philips Corp. Purchase of I2C components of Maxim Integrated Products, Inc., or one of its sublicensed Associated Companies, conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. SPI is a trademark of Motorola Inc.
2 of 5
P1[7:0] P17 P16 P15 P14 P13 P12 P11 P10 Reset nRstOut Int1W nStiffPU 100 99 98 97 96 95 94 93 92 91 90 89 CRS OWSTP* OW RSTOL RST P1.7/INT5* P1.6/INT4 P1.5/INT3* P1.4/INT2 P1.3/TXD1 P1.2/RXD1 P1.1/T2EX P1.0/T2 Col P0.0/D0 P0.1/D1 P0.2/D2 P0.3/D3 P0.4/D4 P0.5/D5 P0.6/D6 P0.7/D7 P7.0/A0 P7.1/A1 P7.2/A2 VCC1 VCC3 P7.3/A3 P7.4/A4 P7.5/A5 P7.6/A6 P7.7/A7 VCC1 EA* ALE PSEN* P2.0/A8 P2.1/A9 P2.2/A10 P2.3/A11 P2.4/A12 P2.5/A13 P2.6/A14 P2.7/A15 P6.0/CE4* P6.1/CE5* P6.2/CE6* P6.3/CE7* P6.4/A20 P6.5/A21 75 74 73 72 71 70 69 68 67 66 65 64 61 60 59 58 57 56 55 54 53 52 51 0.1uF C1 & $ R1 10K nEA ALE % # " n P S En 86 85 84 83 82 81 80 79 78 77 76 D[7:0] " & $ A[21:0] " CRS COL TXD.3 TXD.2 TXD.1 TXD.0 TX_EN TXCLK RX_ER RXCLK RX_DV U1 DS80C400 RXD.0 RXD.1 RXD.2 RXD.3 MDC MDIO P3.0/RXD0 P3.1/TXD0 P3.2/INT0* P3.3/INT1* P3.4/T0 P3.5/T1/CLKO
TxD[3:0] TxD3 TxD2 TxD1 TxD0 TxEn TxClk RxEr RxClk RxDV RxD[3:0] 1.5K VCC3 MDC MDIO P30 P31 P32 P33 R2 RxD0 RxD1 RxD2 RxD3
1 2 3 4 5 6 7 8 9 10 11 14 15 16 17 18 19 20 21 22 23 24 25
VCC3
C2 ! ! !& !$ "
C3 0.1uF
C4 0.1uF
C5 0.1uF 0.1uF
P3[3:0] SDa SClk
P3.6/WR* P3.7/RD* P5.7/PCE3* P5.6/PCE2* P5.5/PCE1* P5.4/PCE0* P5.3 P5.2/T3 P5.1/C0RX P5.0/C0TX
26 27 ! 28 ! 29 ! 30 !" 3 1 32 33 34 35
37 38
P53 P52 P51 P50
# % $ &
! ! ! !" P67 P66
nWr nRd nPCE[0..3] 1K VCC3 R3
40 41 42 43 44 45 46 47 48 49 50
MUX* P4.7/A19 P4.6/A18 P4.5/A17 P4.4/A16 P4.3/CE3* P4.2/CE2* P4.1/CE1* P4.0/CE0* P6.7/TXD2 P6.6/RXD2
XTAL2 XTAL1
P6[7:6] nCE[7:0]
DS1 LED
VCC3 Y1
P5[3:0] 14.74 5 6 M H z C6 27pF C7 27pF A
Copyright (c) 2003 Dallas Semiconductor / Maxim
TINI-400 Processor TINI-400 Tuesday, February 12, 2002 1 3
D[7:0] VCC3 A[20:0] MVCC2 32 U3 I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7 13 14 15 17 18 19 20 21 " " 12 11 10 9 8 7 6 5 27 26 23 25 4 28 3 31 2 30 1 24 29 22 A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 OE WE CS MVCC1 32 30 31 " "
VCC3
R7 10K
Q3 B S S 84 Reset R8 10K nPSEn nWr
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18
12 11 10 9 8 7 6 5 27 26 23 25 4 28 3 31 2 30 1 24 29 22
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 OE WE CS
& $
U2 MVCC2 C8 0.1uF
& $ % # "
I/O0 I/O1 I/O2 I/O3 I/O4 I/O5 I/O6 I/O7
13 14 15 17 18 19 20 21
& $
& $ % # "
MVCC1 C9 0.1uF & $ % # A20
& $ %
21 20 19 18 17 16 15 14 8 7 36 6 5 4 3 2 1 40 13 37 38 24 10 9 22
GND
GND
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 OE RST WE CE
DQ0 DQ1 DQ2 DQ3 DQ4 DQ5 DQ6 DQ7
25 26 27 28 32 33 34 35 12
VCC
VCC
VCC VCC
"
& $ N.C.
RY/BY
VCC3 C10 0.1uF
U4
nRstOut 23 39 CEO Batt Out Vcc 8 7 6 5 nFlashEn MVCC2 VCC3 C11 U6 0.1uF nRAM1En nResetIn 1 2 3 4 RST CEI GND MR CEO Batt Out Vcc 8 7 6 5 C13 0.1uF 3V Lithium A TINI-400 Tuesday, February 12, 2002 2 3 VBat MVCC1 VCC3 BT1 0.1uF TINI-400 memory C12 MAX6365PKA A M 2 9LV017D
nRAM2En
1 2 3 4
RST CEI GND MR
MAX6365PKA U5
Copyright (c) 2003 Dallas Semiconductor / Maxim
GND GND
16
16
H M 6 28512
H M 6 28512
1.0uF
C15
Pin1 Pin2 Pin3 Pin4 Pin5 Pin6 Pin7 Pin8 Pin9 Pin10 Pin11 Pin12 Pin13 Pin14 Pin15 Pin16 Pin17 Pin18 Pin19 Pin20 Pin21 Pin22 Pin23 Pin24 Pin25 Pin26 Pin27 Pin28 Pin29 Pin30 Pin31 Pin32 Pin33 Pin34 Pin35 Pin36 Pin37 Pin38 Pin39 Pin40 Pin41 Pin42 Pin43 Pin44 Pin45 Pin46 Pin47 Pin48 Pin49 Pin50 Pin51 Pin52 Pin53 Pin54 Pin55 Pin56 Pin57 Pin58 Pin59 Pin60 Pin61 Pin62 Pin63 Pin64 Pin65 Pin66 Pin67 Pin68 Pin69 Pin70 Pin71 Pin72 Pin73 Pin74 Pin75 Pin76 Pin77 Pin78 Pin79 Pin80 Pin81 Pin82 Pin83 Pin84 Pin85 Pin86 Pin87 Pin88 Pin89 Pin90 Pin91 Pin92 Pin93 Pin94 Pin95 Pin96 Pin97 Pin98 Pin99 Pin100 Pin101 Pin102 Pin103 Pin104 Pin105 Pin106 Pin107 Pin108 Pin109 Pin110 Pin111 Pin112 Pin113 Pin114 Pin115 Pin116 Pin117 Pin118 Pin119 Pin120 Pin121 Pin122 Pin123 Pin124 Pin125 Pin126 Pin127 Pin128 Pin129 Pin130 Pin131 Pin132 Pin133 Pin134 Pin135 Pin136 Pin137 Pin138 Pin139 Pin140 Pin141 Pin142 Pin143 Pin144
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144
VCC3
VCC3 nResetIn nRAM2En A8 A14 A9 A17 A11 nPSEn A10 D6 D7 D5 D3 nFlashEn A0 D1 A4 P14 P15 nRAM1En P13 P12 P11 P17 P10 nRstOut nEA CRS TxEn COL RxEr RxDV MDC MDIO Int1W nStiffPU D0 A3 A2 A1 A12 P16 D4 D2 C16 4.7uF VCC1 C20 47uF A20 A19 C19 47uF VCC3 A13 A16 A15 MAX1792EUA18 1 2 3 4 IN IN RST SHDN OUT1 OUT2 SET GND 8 7 6 5 U7
J1 DIMM144
R4 10K
TxD3 TxD2 0.1uF C14 TxD1 TxD0 BSS84 TxClk RxClk Q1 R6 10
RxD0 RxD1 RxD2 RxD3 B A T 5 4S
DN1 R5 2.2K
P30 ALE P31 P53 P32 nPCE1 2 nPCE3 nPCE0 nPCE2 nWr nRd P52 P33 DATA GND 1 Local1W DS2502 2N7002
Q2 VPullup
U9
P51 P50 A18 nCE3 nCE2 nCE1 P67 A21 nCE7 nCE6 nCE5 nCE4 A5 0.1uF A6 A7 Local1W VPullup 4 C18 0.1uF C17 nCE0 P66 VCC3 VBat SClk Y2
Copyright (c) 2003 Dallas Semiconductor / Maxim
B TINI-400 TINI-400 Connector Tuesday, February 12, 2002 3 3
32KHz
GND RST 7
3 8 VBAT VCC
6 SCL
1 2 X1 X2 U8 SDA 5 SDa DS1672U-33


▲Up To Search▲   

 
Price & Availability of DSTINIM400

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X